This paper identifies the physical origin and contribution mechanism of substrate induced channel thermal noise in MOSFETs. Resistance of the substrate generates potential fluctuations that in turn produce additive channel noise via the channel depletion capacitor. The additive noise may result in a frequency dependence of the drain current noise due to a pole associated with the R sub -C depl network. Its bias and length dependencies conforms to those of reported excess noise, it thus may exaggerate the amount of the channel thermal noise factor.
Introduction
It has been known that short channel MOSFETs yield larger drain current noise (S i d ) [1] than the value predicted by the van der Ziel model, which agrees with long channel MOSFETs. However, the amount of the increase is still controversial: some studies have demonstrated a substantial increase while other studies have claimed that less than a factor of two increase has been observed for MOSFETs with 0.17µm [2] .
While circuit design commonly assumes that the drain current noise is frequency independent, experimental data has shown a frequency dependence of noise resistance (R n Si d 4kT |Y21| 2 ) that directly represents the drain current noise in MOSFETs, in the GHz frequency range [3] , [4] . However, it has been totally ignored or attributed to measurement errors [4] . This paper investigates the physical origin of the frequency dependence for drain current noise, using physically-based two-dimensional noise simulations. Implications on noise modeling are also discussed.
Noise Simulation
In this work, the IFM (Impedance Field Method) is implemented in a general-purpose multi-dimensional device simulator called PADRE [5] . Since the primary interest of the present work is the substrate induced thermal noise, the drift-diffusion model is used and other noise sources, such as 1/f noise and generation-recombination noise, are ignored. The MOSFET structure used for noise simulation is illustrated in Fig. 1  (a) . This structure, while quite simple, still provides useful analysis results and physical insights. To minimize secondary effects, the junction length (L sd ) is reduced.
Drain Current Noise Model
It has been a common assumption that the drain current noise only exhibits the 1/f noise (S i d ,1/f ) and white channel thermal noise (S i d ,channel ) contributions; they dominate regions I and III in Fig. 1 (b) , respectively. Although local noise sources generate white noise up to the quantum limit, as frequency becomes much higher than the cutoff frequency, the capacitive coupling between the channel and gate makes propagation of local fluctuations stronger, consequently channel thermal noise increases as region IV in Fig. 1 (b) [6] . In addition, spreading resistance (R sub ) of the substrate generates thermal fluctuations given by:
where k is Boltzmann's constant and T is the lattice temperature [7] . These fluctuations in the substrate potential modulate the channel charge of the depletion capacitor (C depl ) and subsequently produce additive channel noise (S i d ,sub ), amplified by substrate transconductance (g mb ). Since the R sub C depl network in Fig. 1 (b) is a low-pass filter, the amount of additive channel noise is given by
This equation suggests that S i d ,sub has a low frequency noise plateau (4kT R sub g 2 mb ) dominating region II in Fig. 1 (b) and a pole at f = (2πR sub
effectively increases the drain current noise factor (γ
). This phenomenon was first discussed by Jindal [7] but only the low frequency noise plateau was considered. For SOI MOSFETs, Faccio et al. [8] has introduced a parallel shunting capacitor, which is the sum of the capacitances of the front gate oxide (C ox ) and buried oxide (C BOx ). For bulk MOSFETs, using similar physical reasoning, Kishore et al. [3] have explained the phenomenon by adding an RC network between the gate and substrate. However, the channel charge shields the substrate network from the gate electrode under strong inversion conditions. Therefore C ox must be replaced with C depl .
Results and Discussions
In Fig. 2 (a) and (b), noise spectra are reproduced by adding the additive component, calculated by using (2) , to the simulation results for MOSFETs with a highly doped substrate (N sub = N chan ). The calculated spectra fit the low frequency noise plateau and pole location, introducing less than 30% error, with C depl -R sub -g mb values extracted from ac and dc simulation results of PADRE. R sub is extracted from a structure without junctions and gate oxide; C depl is approximately equal to C db + C sb if the junction area becomes negligibly small. It is important to note that S v sub indirectly contributes to S i d via the channel depletion capacitor. Due to the bias dependence of g mb , S i d ,sub is zero under zero drain bias, increases as drain bias increases, and finally saturates for higher drain bias, as shown in Fig. 2 (a) . It also largely increases the drain noise factor at low gate bias conditions. Moreover S i d ,sub becomes more significant as the channel length decreases in Fig. 2 (b) since S i d ,sub is proportional to g 2 mb while S i d ,channel is proportional to g m . Interestingly, these tendencies conform with the reported description of excess drain current noise in short channel MOSFETs [1] .
It is worth mentioning that those studies reporting a substantial increase of the drain noise factor have collected data at frequencies below 100MHz due to the bandwidth limits of the transimpedance amplifier. Moreover the samples used relatively primitive technologies, that employ only shallow threshold adjustment doping on a highly resistive substrate. Therefore, it is now suggested that the amount of channel thermal noise has been exaggerated due to the additive thermal noise contribution from the substrate. Thus to characterize the pure channel thermal noise, data needs to be obtained either in region III or from MOSFETs with a highly doped substrate.
As the transition between regions II and III approaches the GHz range in modern bulk CMOS technologies, modeling using a single RC lump may not be successful. The actual S i d ,sub spectrum is the sum of multiple components with different poles due to the three-dimensional distributed effect of the substrate network; the slope of the transition is much smoother than -20dB/decade, typically below -5dB/decade. Thus prediction of the S i d ,sub characteristic poses an ongoing challenge. Nonetheless, the use of three-dimensional TCAD simulations can be expected to provide additional data in support of new compact modeling.
Conclusion
This paper investigates the physical origin, controlling mechanism, and modeling implications of substrate induced channel thermal noise in MOSFETs. Resistance of the substrate generates potential fluctuations that in turn produce additive channel noise by modulating the inversion charge via the channel depletion capacitor. For low-doped substrates, the additive noise may result in a frequency dependence of the drain current noise due to a pole associated with the R sub -C depl network. Since it conforms to the tendency of the reported excess noise, it may exaggerate the value being reported for the channel thermal noise factor. Hence, careful characterization is required to achieve accurate modeling.
